*
*Home|Chinese|Japanese*About ARM|Forums|Events|News|Employment|Contact Us|Investors*
dotted rule
*ARM - the architecture for the digital worldARM - the architecture for the digital world
search
*
*
***
*MARKETS:PRODUCTS & SOLUTIONS:CONNECTED COMMUNITY:TECHNICAL SUPPORT:DOCUMENTATION*
*
artisan
*
*
****
*.Products & Solutions
*
*
 >>Home Page 
*
 .ARM Services 
*
 .RealView Development Tools 
*
 .Fabric IP 
*
 .On-chip Debug & Trace 
*
 .Multimedia 
*
 .Physical IP 
*
*
 .Products 
*
*
   
*
*
   
*
*
   
*
*
   
*
*
   
*
*
   
*
*
   
*
*
   
*
*
   
*
*
   
*
  Programs 
*
  Products & Services 
*
  Support 
*
*
 .Processors 
*
 .Security Solutions 
*
 .Operating System Support 
*
 .Licensing 
*
 >>Markets 
*
 >>Books 
*
*****
 

Serial PHY (Physical Interface)

Log Into Physical IP Account
 

The ARM® Velocity™ Serial PHY product family of Artisan® Physical IP addresses many existing and emerging interface standards with scalable and silicon-efficient products. This comprehensive family of products covers a wide range of standards from 1.06 Gbps to 10+ Gbps with the smallest footprints in the industry.

PCI Express Gen II

This 5 Gbps eye diagram from the transmit output of an ARM PCI Express Gen 2 PHY displays the superior jitter performance of the PHY

The benefits of these highly integrated PHY solutions include differentiated performance, simplified interoperability and extensive built-in testability. ARM minimizes risk with our silicon verification/interoperability program, resulting in highly reliable products which are manufacturable in leading CMOS processes.  Browse the ARM Physical IP Product Catalog to view the Velocity serial PHYs and other physical IP products available for a particular foundry and process. The applications and features of the serial PHYs are listed below.

Velocity Serial PHYsApplications
PCI Express® Gen1 and Gen2PCI Express Endpoint, Switch and Root Complex
Serial ATA  (SATA1&2)Serial ATA Host and Device
XAUIXAUI, General Purpose Backplane up to 3.2 Gbps
CEI-6OIF CEI-6 (SR) and XAUI, General Purpose Backplane up to 6.4 Gbps
SwitchableSwitch from one standard to another in the same physical PHY footprint


Features
  • Extremely low jitter
  • Smallest size in the industry
  • Very low power
  • 1-16 lane configurations ready for instantiation
  • Wire bond and flip chip configurations
  • Extensive manufacturing test support
  • Silicon characterized
  • Easy to use
  • Comprehensive documentation
  • Excellent noise immunity and signal integrity
  • Few external components required

Serial PHY Product Availability

 

90nm

65nm

TSMC

IBM

CSM

TSMC

Fujitsu

 

G

GOD

GT

9SF

9SF

G+

LP

CS200

PCI Express Gen 1

NOW

NOW

NOW

NOW

NOW

NOW

NOW

 
PCI Express Gen 2

NOW

NOW

NOW

  

NOW

NOW

NOW

XAU/3.2 G Backplane

NOW

NOW

NOW

NOW

NOW

NOW

NOW

 
CEI-6/6.4 Backplane

NOW

NOW

NOW

 

NOW

NOW

NOW

 
Serial ATA I & II

NOW

NOW

NOW

NOW

NOW

NOW

NOW

 
Switchable Standards

NOW

NOW

NOW

     
10G Standards     

SOON

  

*
 
see also
***
 PHY for PCI Express Gen1 Product Brief>> (144Kb .pdf) 
   
 PHY for PCI Express Gen1 and Gen2 Product Brief>> (155Kb .pdf) 
   
 Serial ATA PHY (SATA1&2) Product Brief>> (210Kb .pdf) 
   
 1-3.2Gbps Backplane PHY Product Brief>> (291Kb .pdf) 
   
 1-6.4Gbps Backplane PHY Product Brief>> (195Kb .pdf) 
   
*
related
***
 Velocity DDR PHY (High-speed physical interface)>> 
   
 Markets>> 
   
*
**
*4 dots*Other ARM Websites
*
shadow *LEGAL STATEMENTshadow