*
*Home|Chinese|Japanese*About ARM|Forums|Events|News|Employment|Contact Us|Investors*
dotted rule
*ARM - the architecture for the digital worldARM - the architecture for the digital world
search
*
*
***
*MARKETS:PRODUCTS & SOLUTIONS:CONNECTED COMMUNITY:TECHNICAL SUPPORT:DOCUMENTATION*
*
products and solutions
*Home > Products & Solutions > Processors > Processor Families > ARM9 Family > ARM920T
*
****
*.Products & Solutions
*
*
 >>Home Page 
*
 .ARM Services 
*
 .RealView Development Tools 
*
 .Fabric IP 
*
 .On-chip Debug & Trace 
*
 .Multimedia 
*
 .Physical IP 
*
 .Processors 
*
  Processor Overview 
*
  Processor Selector 
*
 .Processor Families 
*
  
ARM11
 
.
  
ARM10E
 
.
  
ARM7
 
.
  
SecurCore
 
.
  ARM9 
.
  
ARM9E
 
.
  
Cortex
 
.
  Processor Architecture 
*
  Reference Methodology 
*
  Performance Packages 
*
  Application Processors 
*
  Embedded Processors 
*
  IEM Technology 
*
*
 .Security Solutions 
*
 .Operating System Support 
*
 .Licensing 
*
 >>Markets 
*
 >>Books 
*
*
*

ARM920T

ask ARM*
*
High performance and low power platform OS

The ARM920T and ARM922T hard macrocells are suitable for a wide range of platform OS based applications. Based around the high performance ARM9TDMI 32-bit RISC CPU, the ARM920T and ARM922T processors feature instruction and data caches, memory management unit (MMU) enabling support for all major operating systems (OS), AMBA® bus-compliant interfaces, and support for ARM's real-time trace technology with the optional ETM9TM Embedded Trace Macrocell. The ARM922T is identical to the ARM920T but has 8K/8K caches while the ARM920T has 16K/16K caches.

The ARM922T processor is available via the ARM Foundry Program.

 ARM920T Pic

View larger image 


Applications:
  • Next generation smart phones, communicators & PDA's
  • 3G baseband and applications processor
  • Platform OS based devices
  • Digital still camera
  • Audio & video decoding
  • Automotive infotainment
  • Set top box

Features:

  • 32/16-bit RISC architecture (ARMv4T)
  • 32-bit ARM instruction set for maximum performance and flexibility
  • 16-bit Thumb instruction set for increased code density
  • MMU which supports operating systems including Symbian OS, Windows CE, Linux & Palm OS
  • Instruction and data caches: ARM920T = 16K/16K, ARM922T 8K/8K
  • Industry standard AMBA bus interface
  • ETM interface for real-time trace capability with ETM9

Benefits:

  • Runs all major OSs and existing middleware.
  • Single development toolkit for reduced development costs and shorter development cycle time
  • Multiple sourcing from industry-leading silicon vendors
  • Upward migration path to Cortex family
  • Excellent debug support for SoC designers
  • Instruction set can be extended by the use of coprocessors
 

 

 

Performance Characteristics
*
*0.180.13
*
*  Speed
Opt		Speed
Opt
*    
*
*
*Frequency* (MHz) 190-200230-250
*
*
*Area with cache (mm²) 11.804.70
*
*
*Cache Size 16K/16K16K/16K
*
*
*Power with cache† (mW/MHz) 0.800.25
*
*

* Worst case conditions –   0.18µm process - 1.62V, 125C, slow silicon ;  0.13µm process - 1.08V, 125C, slow silicon
† Typical case conditions– 0.18µm process–1.8V, 25C, typical silicon ;  0.13µm process - 1.2V, 25C, typical silicon

*

**
*4 dots*Other ARM Websites
*
shadow *LEGAL STATEMENTshadow